The company appears well positioned to challenge CPU incumbents with high performance RISC-V CPUs and Vector Extensions to the open ISA architecture. The RISC-V CPU Instruction Set Architecture (ISA) ...
The era of universal processor architectures is giving way to workload-specific designs optimized for performance, power, and scalability. As data-centric applications in artificial intelligence (AI), ...
SAN MATEO, Calif.--(BUSINESS WIRE)--SiFive Inc., the founder and leader of RISC-V computing, today announced the release of the latest version of its SiFive® Intelligence™ X280 processor, which ...
The computing industry has reached a significant milestone with the ratification of the 1.0 RISC-V Vector Specification. This development marks the beginning of a new era in computing efficiency, as ...
San Jose, Dec. 07, 2022 (GLOBE NEWSWIRE) -- Andes Technology Corporation (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high efficiency, low-power 32/64-bit RISC-V ...
Though the RISC-V Summit North America is over, you can peruse the videos of most of the keynotes and sessions here. The list is quite long, so we picked a few and included them in this space, such as ...
Andes Announces General Availability of the New AndesCore™ RISC-V Multicore Vector Processor AX45MPV
Hsinchu, Taiwan, Sept. 07, 2023 (GLOBE NEWSWIRE) -- Andes Technology, a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V ...
SAN MATEO, Calif., June 21, 2022 — SiFive Inc., the founder and leader of RISC-V computing, has announced the release of the latest version of its SiFive Intelligence X280 processor, which introduces ...
Data centers have a strong emphasis on performance and delivering workloads whilst remaining power efficient. In order to deliver on these aims the open instruction set architecture RISC-V is ...
A new technical paper titled “Test-driving RISC-V Vector hardware for HPC” was published by researchers at University of Edinburgh. “Whilst the RISC-V Vector extension (RVV) has been ratified, at the ...
Benchmarking tool Geekbench has been updated to version 6.4, seeing added support for RISC-V Vector Extensions and Arm Scalable Matrix Extensions. Geekbench is a highly-used benchmark tool, providing ...
“Modern data-driven applications expose limitations of von Neumann architectures – extensive data movement, low throughput, and poor energy efficiency. Accelerators improve performance but lack ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results